




System Block Diagram

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 2	OF 97






Power Block Diagram			
SYNC_MASTER=N/A		SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE D	DRAWING NUMBER 051-7892		REV. A.0.0
	SCALE NONE	SHT 4 OF 97	

 APPLE INC.

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)




JTAG Scan Chain		
SYNC_MASTER=DOR		SYNC_DATE=07/22/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 6	OF 97



Functional Test Points



Note.
NO_TEST properties are also on page9,26,43,50

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	7	97







CPU Power & Ground

SYNC_MASTER=M9B_MLB SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	11	97


CPU VCORE HF AND BULK DECOUPLING



VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING



CPU Decoupling & VID

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 12 OF 97

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.
Use with 920-0620 adapter board to support CPU, MCP debugging.

MCP79-specific pinout




Direction of XDP module

Please avoid any obstructions
on even-numbered side of J1300

eXtended Debug Port(MiniXDP)	
SYNC_MASTER=M98_MLB	SYNC_DATE=11/12/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A. B. C
	SCALE NONE	SHT OF 13 97	



MCP CPU Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	D	DRAWING NUMBER	051-7892	REV.	A.0.0
	SCALE	NONE	SHT	14	OF	97





MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 16	OF 97







MCP PCI & LPC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	19	97



MCP SATA & USB

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		20	97





MCP Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE


SHT 22

OF 97









MCP79 A01 Silicon Support		
SYNC_MASTER=T18_MLB		SYNC_DATE=03/31/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
SCALE NONE	SHT 23 OF 97	

 APPLE INC.
--



WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



25 18	NC MCP RGB RED	==	NC MCP RGB RED	18 25
25 18	NC MCP RGB GREEN	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25
25 18	NC MCP RGB BLUE	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25
25 18	NC MCP RGB HSYNC	==	NC MCP RGB HSYNC	18 25
25 18	NC MCP RGB VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25
90 25 18	NC CRT IG R C PR	==	NC CRT IG R C PR	18 25 90
90 25 18	NC CRT IG G Y Y	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25 90
90 25 18	NC CRT IG B_COMP PB	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25 90
90 25 18	NC CRT IG HSYNC	==	NC CRT IG HSYNC	18 25 90
90 25 18	NC CRT IG VSYNC	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25 90
25 18	NC MCP RGB_DAC RSET	==	NC MCP RGB_DAC RSET	18 25
25 18	NC MCP RGB_DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25
90 25 18	NC MCP_TV_DAC RSET	==	NC MCP_TV_DAC RSET	18 25 90
90 25 18	NC MCP_TV_DAC VREF	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25 90
25 18	NC MCP_CLK27M_XTALIN	==	NC MCP_CLK27M_XTALIN	18 25
25 18	NC MCP_CLK27M_XTALOUT	==	MAKE_BASE=TRUE NO_TEST=TRUE	18 25

MCP Graphics Support

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE


SHT

25


OF

97


RTC Power Sources




RTC Crystal



MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



MCPSEQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.


MCPSEQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.

SMC 99ms delay from ALL_SYS_PWRGD to IMVP_VR_ON plus IMVP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).



NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.

Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SB Misc

SYNC_MASTER=DDR SYNC_DATE=12/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	26	97

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVIT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDAC5_SCL
- =I2C_VREFDAC5_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA


BOM options provided by this page:

VREFMRGN

NO_VREFMRGN

	MEM A VREF DQ		MEM A VREF CA		MEM B VREF DQ		MEM B VREF CA		CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	A	B	C	D		
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00		
Max DAC code	0x87	0x87	0x87	0x87	0x87	0x87	0x55	0xFF		
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA		
Max source I	5 mA	5 mA	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA		
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V		
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V		
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V		
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV		

S0-DIMM A and S0-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining

SYNC_MASTER=DDR

SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	27	97

Page Notes

Power aliases required by this page:
- PP1V5_S0_MEM_A
- PP1V5_S3_MEM_A
- PP0V75_S0_MEM_VTT_A
- PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
- I2C_S0DIMM_SCL
- I2C_S0DIMM_SDA

BOM options provided by this page:
(NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)

D

D

C


C

B

B

A

A




"Factory" (top) slot

DDR3 S0-DIMM Connector A		
SYNC_MASTER=DDR		SYNC_DATE=07/22/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	28	97





DDR3 RESET Support

Required because MCP79 does not meet DDR3 spec power-up reset timing requirement



DDR3 Support			
SYNC_MASTER=T18_MLB		SYNC_DATE=12/12/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
D	SIZE	DRAWING NUMBER	REV.
	051-7892		A.0.0
LE INC.	SCALE	SHT	OF
	NONE	38	97





SECUREDIGITAL CARD READER

SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 32 OF 97



```
PHYAD    = 01 (PHY Address 00001)
AN[1:0]  = 11 (Full auto-negotiation)
RXDLY    = 0 (RXCLK transitions with data)
TXDLY    = 0 (No TXCLK Delay)
```


NONE	33	97
------	----	----




NONE	33	97
------	----	----

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET




1.05V ENET FET



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	34	97

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



Ethernet Connector

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	35	97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0557	1	RES, 0.475 ohm, 1%, 1/16W, 0402	R4100	CRITICAL	



FireWire LLC/PHY (FW643)

SYNC_MASTER=SENSOR SYNC_DATE=08/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. 4.12.0
	SCALE NONE	SHT 36	OF 97

Page Notes

Power aliases required by this page:
- =PPBUS_SS_FWPWRSM (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

3.3V FW FET

@ 2.5V Vgs:

Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q4291
NTR4101P
SOT-23-HF

1.05V FW FET

CRITICAL
Q4295
SI2312BDS
SOT23

FireWire Port Power Switch

Late-VG Event Detection

FireWire Port Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	37	97

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG

- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R

Signal aliases required by this page:

(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:

(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps


Configures PHY for:

- 1-port Portable Power Class (0)
- Port "1" Bilingual (1394B)




Termination

Place close to FireWire PHY



Late-VG Protection Power




FireWire Ports	
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
SCALE NONE	SHT OF 38 97	


ODD Power Control



SATA ODD Port



SATA HDD Port





SATA Connectors		
SYNC_MASTER=PWRSQNC		SYNC_DATE=12/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	39	97

Port Power Switch

Left USB Port A



USB/SMC Debug Mux



Left USB Port B

External USB Connectors

SYNC_MASTER=M9B_MLB SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	48	97

IR SUPPORT



Front Flex Support

SYNC_MASTER=PWRSQNC SYNC_DATE=12/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	41	97



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B






A

D

C

B

A



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

SMC		
SYNC_MASTER=T18_MLB		SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	42	97

D

C

B

A


D

C


B

A

SMC Reset "Button" / Brownout Detect




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL6002-33

System (Sleep) LED Circuit



NC SMC_FAN_2_CTL = NC_SMC_FAN_2_CTL
NC SMC_FAN_2_TACH = NC_SMC_FAN_2_TACH
NC SMC_FAN_3_CTL = NC_SMC_FAN_3_CTL
NC SMC_FAN_3_TACH = NC_SMC_FAN_3_TACH

NC_ESTARLDO_EN = NC_ESTARLDO_EN

SMC_BC_ACOK = SMC_BC_ACOK

SMC_MCP_VSENSE = SMC_MCP_VSENSE

SMC_CPU_HI_ISENSE = SMC_CPU_HI_ISENSE

SMC_MCP_CORE_ISENSE = SMC_MCP_CORE_ISENSE

SMC_MCP_DDR_ISENSE = SMC_MCP_DDR_ISENSE

SMC_CPU_FSB_ISENSE = SMC_CPU_FSB_ISENSE

SMC_GPU_1V8_ISENSE = SMC_GPU_1V8_ISENSE

NC_EXCARD_PWR_EN = NC_EXCARD_PWR_EN

TP_SMC_P24 = TP_SMC_P24

SMC_BMON_MUX_SEL = SMC_BMON_MUX_SEL

TP_SMC_P41 = TP_SMC_P41

NC_ALS_GAIN = NC_ALS_GAIN


SMC_IG_THROTTLE_L = SMC_IG_THROTTLE_L

TP_SMC_RSTGATE_L = TP_SMC_RSTGATE_L


SMC_EXCARD_OC_L = EXCARD_OC_L

SMS_INT_L = SMS_INT_L


SMC Crystal Circuit



Debug Power "Button"



SMC FSB to 3.3V Level Shifting



SMC_PA0 = R5091 100K
SMC_PA1 = R5092 100K
SMC_ONOFF_L = R5070 10K
SMC_LID = R5071 100K
SMC_PH2 = R5072 10K
SMC_TX_L = R5073 10K
SMC_RX_L = R5074 100K

SMC_TMS = R5077 10K
SMC_TDO = R5078 10K
SMC_TDI = R5079 10K
SMC_TCK = R5080 10K
SMC_BIL_BUTTON_L = R5081 10K
SMC_BC_ACOK = R5087 470K
SMS_INT_L = R5093 10K

SMC_BS_ALERT_L = R5076 100K
SMC_ADAPTER_EN = R5085 10K
SMC_CASE_OPEN = R5086 10K
SMC_EXCARD_CP = R5088 10K
PM_SLP_S4_L = R5090 100K

SMC_PA5 = R5089 10K

SMC Support

SYNC_MASTER=DOR SYNC_DATE=12/19/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	43	97


LPC+SPI Connector



Alternate SPI ROM Support



SPI MUX BYPASS



LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	44	97



D

D

C


C

B

B

A

A



Current & Voltage Sensing	
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	46	97

D

D

C

C

B

B

A


A

MCP VCore Current Sense

GPU VCore Current Sense


MCP VCore Current Sense Filter

Place RC close to SMC




GPU VCore Current Sense Filter

Place RC close to SMC




MCP MEM VDD Current Sense

PP3V3 S0



MCP MEM VDD Current Sense Filter


Place RC close to SMC



GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410


GPU 1.8V Current Sense

PP3V3 S0



GPU 1.8V Current Sense Filter


Place RC close to SMC



MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

CPU FSB 1.05V Current Sense

1.05V CPU Current Sense Filter




Current Sensing		
SYNC_MASTER=YUN_K19_MLB		SYNC_DATE=12/10/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	47	97

CPU Proximity/CPU Die/Right Fin Stack




MCP Proximity/MCP Die/Battery Charger Proximity



Note: EMC1413 can perform Beta Compensation for External Diode 1 only

GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors	
SYNC_MASTER=YUN_K19_MLB	SYNC_DATE=12/22/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 48	OF 97

D

C

B



A

D

C

B

A



Fan Connectors

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER
051-7892

REV.
A.0.0

SCALE
NONE

SHT
49


OF
97



PSOC USB CONTROLLER

USB INTERFACES TO MLB
SPI HOST TO Z2


TRACKPAD PICK BUTTONS
KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMPI02	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

PSOC PROGRAMMING CONNECTOR


TEST POINTS ARE FOR ON BOARD PROGRAMMING




TPAD BUTTONS DISABLE



KEYBOARD CONNECTOR



SMC_MANUAL_RESET LOGIC



WELLSPRING 1

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 50 OF 97


BOOSTER +18.5VDC FOR SENSORS




IPD FLEX CONNECTOR



3V3 LDO FOR IPD



Keyboard LED Driver



KBD BACKLIGHT CONNECTOR

WELLSPRING 2	
SYNC_MASTER=PWRSQNC	SYNC_DATE=01/05/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	51	97

D

C

B

A

D


C

B


A

Analog SMS

R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC




Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)		
SYNC_MASTER=SENSOR		SYNC_DATE=08/14/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892
	SCALE NONE	REV. A.0.0
SHT 52 OF 97		





MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANG_M98_MLB SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
SCALE NONE	SHT 54	OF 97



NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 55	OF 97

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 20K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.21 VRMS



AUDIO: LINE INPUT FILTER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	56	97

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER



AUDIO: HEADPHONE FILTER

SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	57	97

3X MONO SPEAKER AMPLIFIERS (SSM2315)
APN: 353S2500
GAIN = 6DB
1ST ORDER FC (L&R) = 120 HZ +/- 30%
1ST ORDER FC (SUB) = 58HZ +/- 30%



SPEAKER CHECKPOINTS



AUDIO: SPEAKER AMP








SYNC_MASTER=AUDIO SYNC_DATE=03/16/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	58	97



AUDIO: JACKS	
SYNC_MASTER=AUDIO	SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS


FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)




PLACE L6800/C6800 CLOSE TO U6800


PORT B LEFT(HEADSET MIC) CRITICAL HP=80HZ, LP=8.82KHZ MIKEY MIN_LINE_WIDTH=0.1MM MIN_NECK_WIDTH=0.1MM VOLTAGE=3.3V FERR-1000-OHM



PORT B RIGHT(BUILT-IN MIC)



PORT C DETECT (LINE-IN)



AUDIO: JACK TRANSLATORS


SYNC_MASTER=AUDIO	SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	60	97


MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



BATTERY CONNECTOR



DC-In & Battery Connectors

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	61	97





IMVP6 CPU VCore Regulator

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	63	97




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cyntec alternate to MagLayers

M99 differences from last sync on 11/01/07 to M88 MLB:

1. L7260 changed from M88 MLB inductors to 152S0693.
2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
3. U7200 changed to 353S2087.
4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply	
SYNC_MASTER=PWR5QNC	SYNC_DATE=12/17/20
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 64	OF 97



1.5V DDR3 Supply

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

65

OF

97



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
011	0.90V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=M98_MLB	SYNC_DATE=11/14/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7892	A.0.0
---	----------	-------


SCALE	SHT	OF
-------	-----	----

 APPLE INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7892	A.0.0
---	----------	-------

SCALE	SHT	OF
-------	-----	----



M99 differences from last sync on 12/03/07 to T18 MLB:
1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

CPU VTT / 1V05 S0 Power Supply

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	67	97

1.05V S0 PLL LDO



MCP 1.05V S5 (AUXC) SUPPLY



Misc Power Supplies

SYNC_MASTER=M99_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	68	97







8

7

6

5

4

3

2

Page Notes






Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

79 PPVCORE_GPU



???A @ ???/???MHz Core/Mem Clk for VDD




75 74 73 47 0 8 PP1V8_S0GPU_ISNS

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3




OMIT
U8000
NB9P-GS
BGA
SYMBOL 9 OF 9



VDD

VDD


U8000
NB9P-GS
BGA
SYMBOL 8 OF 9



GND

GND

OMIT
U8000
NB9P-GS
BGA
SYMBOL 7 OF 9



FBVDDQ

FBVDDQ

NV G96 Core/FB Power

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 72 OF 97




Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	74	97





8

7

6

5

4

3

2

Page Notes

Power aliases required by this page:




- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)



OMIT
U8000
NB9P-GS
BGA
SYMBOL 6 OF 9



D

D

C

C

B

B

A

A

NV G96 GPIO/MIO/Misc

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

76

OF

97




Page Notes

```
Power aliases required by this page:
- =PP1V8_GPU_IPFX
- =PP3V3_GPU_IPFCD_IOVDD
```


```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```



NV G96 Video Interfaces	
SYNC_MASTER=MUXGFX	SYNC_DATE=07/10/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid

K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1

GPU (G96) CORE SUPPLY

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 79 OF 97



LVDS Display Connector

SYNC_MASTER=DOR SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	80	97

DisplayPort Mux


LVDS Transmitter Termination

All emulated LVDS outputs require this termination

PLACEMENT NOTE=Place at U9600 (All 24 resistors)



LVDS DDC MUX

[illegible]

Muxed Graphics Support

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7892	A.0.0
---	----------	-------

SCALE	SHT	OF

NONE	81	97
------	----	----

	1
--	---



D

D

C


C

B

B

A


A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply		
SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 83 OF 97	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S9025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_SK_BLANK
341S2479	1	IC, CPLD, LATTICE, 132CSBGA, K19	U9600	CRITICAL	GMUX_PROG

Graphics MUX (GMUX)

SYNC_MASTER=MUXGFX

SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE


SHT 84

OF 97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2670	1	IC, LP8543, WHT LED BKLT, PROD	U9701	CRITICAL	

LCD BACKLIGHT DRIVER	
SYNC_MASTER=DDR	SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



LCD Backlight Support

SYNC_MASTER=YITE_M9B_MLB SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 86 OF 97

1.8V/1.2V S0 SWITCHER



Misc Power Supplies		
SYNC_MASTER=MUXGFX		SYNC_DATE=02/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	87	97

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_FSB_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

	ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
		PHYSICAL	SPACING		
FSB 4X Signal Groups	FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
	FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
	FSB_DSTB0	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L P<0>	7 10 14
	FSB_DSTB0	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<0>	7 10 14
	FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
	FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
	FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<1>	7 10 14
	FSB_DSTB1	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<1>	7 10 14
	FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
	FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
	FSB_DSTB2	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L P<2>	7 10 14
	FSB_DSTB2	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<2>	7 10 14
FSB 2X Signals	FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
	FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
	FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<3>	7 10 14
	FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<3>	7 10 14
	FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
	FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14
	FSB_ADSTB0	FSB_50S	FSB_ADSTR	FSB ADSTB L<0>	7 10 14
	FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
	FSB_ADSTB1	FSB_50S	FSB_ADSTR	FSB ADSTB L<1>	7 10 14
	FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
	FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 10 14
	FSB_BREQ1_L	FSB_50S	FSB_1X	FSB_BREQ1_L	14
FSB 1X Signals	FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB BPRT L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
	FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
	FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
	FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	9 10 13 14
	FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
	FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
	CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
	CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
	CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10 14
	CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
	CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
	CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
	CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
	CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 63
	CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 13 14
	CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
	CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
	PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	10 14 43
	FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	10 14
	CPU_EROM_SB	CPU_50S	CPU_AGTL	CPU DPSLP L	10 14
	CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	9 10 14 63
	CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
	MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
	MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
	MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
	MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
	FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU P	10 14
	FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU N	10 14
	FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP P	13 14
	FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP N	13 14
	FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP P	14
	FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP N	14
	CPU_IFERR_L	CPU_50S		CPU IERR L	10
	PM DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 63
	(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	63
	CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27
	CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	10
	CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
	CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	10
	CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
	XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	6 10 13
	XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	6 10
	XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	6 10 13
	XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	6 10 13
	XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	6 10 13
	XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13
	XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13
	(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	13
		CPU_50S	CPU_8MIL	CPU VID<6..0>	9 11
		CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 63
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	11 63
	CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	11 63
	(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN_P	63
	(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN_N	63

CPU/FSB Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

88

OF

97

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20THER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_DATA	*	*	MEM_20THER
MEM_DQS	*	*	MEM_20THER

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.

All DQS pairs should be matched within 100 ps of clocks.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.

A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

A/BA/cmd signals should be matched within 5 ps of CLK pairs.

All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).

DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 28
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A CS_L<3..0>	15 28
MEM_A_CNTL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS_L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS_L	15 28
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE_L	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 29
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 29
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 29
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B CS_L<3..0>	15 29
MEM_B_CNTL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS_L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS_L	15 29
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE_L	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 29
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 29
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 29
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 29
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 29
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 29
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 29
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 29
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 29
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 29
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 29
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 29
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 29
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 29
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 29
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 29
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 29
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16

Memory Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	89	97



PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface D6 (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.

SOURCE: MCP79 Interface D6 (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface D6 (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface D6 (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0> 71
	PCIE_90D	PCIE	PEG R2D N<15..0> 71
	PCIE_90D	PCIE	PEG R2D C P<15..0> 9 71
	PCIE_90D	PCIE	PEG R2D C N<15..0> 9 71
	PCIE_90D	PCIE	PEG D2R P<15..0> 9 71
	PCIE_90D	PCIE	PEG D2R N<15..0> 9 71
	PCIE_90D	PCIE	PEG D2R C P<15..0> 71
	PCIE_90D	PCIE	PEG D2R C N<15..0> 71
	PCIE_90D	PCIE	PCIE MINI R2D P 7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D N 7 31 96
	PCIE_90D	PCIE	PCIE MINI R2D C P 17 31
	PCIE_90D	PCIE	PCIE MINI R2D C N 17 31
	PCIE_90D	PCIE	PCIE MINI D2R P 7 17 31
	PCIE_90D	PCIE	PCIE MINI D2R N 7 17 31
	PCIE_90D	PCIE	PCIE FW R2D P 36
	PCIE_90D	PCIE	PCIE FW R2D N 36
	PCIE_90D	PCIE	PCIE FW R2D C P 17 36
	PCIE_90D	PCIE	PCIE FW R2D C N 17 36
	PCIE_90D	PCIE	PCIE FW D2R P 17 36
	PCIE_90D	PCIE	PCIE FW D2R N 17 36
	PCIE_90D	PCIE	PCIE FW D2R C P 36
	PCIE_90D	PCIE	PCIE FW D2R C N 36
	PCIE_90D	PCIE	PCIE EXCARD R2D P 96
	PCIE_90D	PCIE	PCIE EXCARD R2D N 96
	PCIE_90D	PCIE	TP PCIE EXCARD R2D C P 9 17
	PCIE_90D	PCIE	TP PCIE EXCARD R2D C N 9 17
	PCIE_90D	PCIE	TP PCIE EXCARD D2R P 9 17
	PCIE_90D	PCIE	TP PCIE EXCARD D2R N 9 17
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P 17 71
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N 17 71
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P 17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N 17 31
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P 17 36
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N 17 36
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD P 9 17
	CLK_PCIE_100D	CLK_PCIE	TP PCIE CLK100M EXCARD N 9 17
	MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP PEX CLK COMP 17
	CRT_RED	CRT_50S CRT	NC CRT IG_R_C_PR 18 25
	CRT_GREEN	CRT_50S CRT	NC CRT IG_G_Y_Y 18 25
	CRT_BLUE	CRT_50S CRT	NC CRT IG_B_COMP_PB 18 25
	CRT_SYNC	CRT_50S CRT_SYNC	NC CRT IG_HSYNC 18 25
	CRT_SYNC	CRT_50S CRT_SYNC	NC CRT IG_VSYNC 18 25
	MCP_DAC_RSET	MCP_DAC_COMP	NC MCP TV_DAC_RSET 18 25
	MCP_DAC_VREF	MCP_DAC_COMP	NC MCP TV_DAC_VREF 18 25
	TMDS_IG_TXC	DP_100D DISPLAYPORT	TMDS IG_TXC_P
	TMDS_IG_TXC	DP_100D DISPLAYPORT	TMDS IG_TXC_N
	TMDS_IG_TXD	DP_100D DISPLAYPORT	TMDS IG_TXD P<2..0>
	TMDS_IG_TXD	DP_100D DISPLAYPORT	TMDS IG_TXD N<2..0>
	DP_ML	DP_100D DISPLAYPORT	DP IG_ML P<3..0> 9 81
	DP_ML	DP_100D DISPLAYPORT	DP IG_ML N<3..0> 9 81
	DP_AUX_CH	DP_100D DISPLAYPORT	DP IG_AUX_CH_P 18 81
	DP_AUX_CH	DP_100D DISPLAYPORT	DP IG_AUX_CH_N 18 81
	MCP_HDMI_RSET	MCP_DV_COMP	MCP HDMI_RSET 18 25
	MCP_HDMI_VPROBE	MCP_DV_COMP	MCP HDMI_VPROBE 18 25
	LVDS_IG_A_CLK	LVDS_100D LVDS	LVDS IG_A_CLK_P 18 84
	LVDS_IG_A_CLK	LVDS_100D LVDS	LVDS IG_A_CLK_N 18 84
	LVDS_IG_A_DATA	LVDS_100D LVDS	LVDS IG_A_DATA P<2..0> 18 84
	LVDS_IG_A_DATA	LVDS_100D LVDS	LVDS IG_A_DATA N<2..0> 18 84
	LVDS_IG_A_DATA3	LVDS_100D LVDS	NC LVDS IG_A_DATAP<3> 9 18
	LVDS_IG_A_DATA3	LVDS_100D LVDS	NC LVDS IG_A_DATAN<3> 9 18
	LVDS_IG_B_CLK	LVDS_100D LVDS	NC LVDS IG_B_CLKP 9 18
	LVDS_IG_B_CLK	LVDS_100D LVDS	NC LVDS IG_B_CLKN 9 18
	LVDS_IG_B_DATA	LVDS_100D LVDS	LVDS IG_B_DATA P<2..0> 18 84
	LVDS_IG_B_DATA	LVDS_100D LVDS	LVDS IG_B_DATA N<2..0> 18 84
	LVDS_IG_B_DATA3	LVDS_100D LVDS	NC LVDS IG_B_DATAP<3> 9 18
	LVDS_IG_B_DATA3	LVDS_100D LVDS	NC LVDS IG_B_DATAN<3> 9 18
	MCP_IFPAB_RSET	MCP_DV_COMP	MCP IFPAB_RSET 18 25
	MCP_IFPAB_VPROBE	MCP_DV_COMP	MCP IFPAB_VPROBE 18 25
	SATA_HDD_R2D	SATA_100D SATA	SATA HDD_R2D_C_P 20 39
	SATA_100D	SATA_100D SATA	SATA HDD_R2D_C_N 20 39
	SATA_100D	SATA_100D SATA	SATA HDD_R2D_P 7 39
	SATA_100D	SATA_100D SATA	SATA HDD_R2D_N 7 39
	SATA_HDD_D2R	SATA_100D SATA	SATA HDD_D2R_P 20 39
	SATA_100D	SATA_100D SATA	SATA HDD_D2R_N 20 39
	SATA_100D	SATA_100D SATA	SATA HDD_D2R_C_P 7 39
	SATA_100D	SATA_100D SATA	SATA HDD_D2R_C_N 7 39
	SATA_ODD_R2D	SATA_100D SATA	SATA ODD_R2D_C_P 20 39
	SATA_100D	SATA_100D SATA	SATA ODD_R2D_C_N 20 39
	SATA_100D	SATA_100D SATA	SATA ODD_R2D_P 7 39
	SATA_100D	SATA_100D SATA	SATA ODD_R2D_N 7 39
	SATA_ODD_D2R	SATA_100D SATA	SATA ODD_D2R_P 20 39
	SATA_100D	SATA_100D SATA	SATA ODD_D2R_N 20 39
	SATA_100D	SATA_100D SATA	SATA ODD_D2R_C_P 7 39
	SATA_100D	SATA_100D SATA	SATA ODD_D2R_C_N 7 39
	MCP_SATA_TERM	SATA_TERM	MCP SATA_TERM 20

MCP Constraints 1

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

90

OF

97



D

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=2X_DIELECTRIC	?	USB	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

B

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0> 13 19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI	PCI_AD<24>
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>
PCI_AD	PCI_55S	PCI	PCI_PAR
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
PCI_CNT1	PCI_55S	PCI	PCI_IRDY_L
PCI_CNT1	PCI_55S	PCI	PCI_DEVSEL_L
PCI_CNT1	PCI_55S	PCI	PCI_PERR_L
PCI_CNT1	PCI_55S	PCI	PCI_SERR_L
PCI_CNT1	PCI_55S	PCI	PCI_STOP_L
PCI_CNT1	PCI_55S	PCI	PCI_TRDY_L
PCI_CNT1	PCI_55S	PCI	PCI_FRAME_L
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L 19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L 19
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L 19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R 19
	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP 19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0> 19 42 44 84
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L 19 42 44 84
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L 19 26 84
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R 19 26
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC 26 42
	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS 26 44
USB_EXT_A_P	USB_90D	USB	USB_EXT_A_P 26 48
	USB_90D	USB	USB_EXT_A_N 26 48
	USB_90D	USB	USB_EXT_A_MUXED_P
	USB_90D	USB	USB_EXT_A_MUXED_N
USB_MINI_P	USB_90D	USB	NC_USB_MINI_P 9 28
	USB_90D	USB	NC_USB_MINI_N 9 28
USB_EXTDP	USB_90D	USB	NC_USB_EXTDP 9 28
	USB_90D	USB	NC_USB_EXTDP_N 9 28
USB_CAMERA_P	USB_90D	USB	USB_CAMERA_P 7 28 31
	USB_90D	USB	USB_CAMERA_N 7 28 31
USB_BT_P	USB_90D	USB	USB_BT_P 7 28 31
	USB_90D	USB	USB_BT_N 7 28 31
USB_TPAD_P	USB_90D	USB	USB_TPAD_P 28 58
	USB_90D	USB	USB_TPAD_N 28 58
USB_IR_P	USB_90D	USB	USB_IR_P 28 41
	USB_90D	USB	USB_IR_N 28 41
USB_EXTB_P	USB_90D	USB	USB_EXTB_P 28 48
	USB_90D	USB	USB_EXTB_N 28 48
USB_EXCARDP	USB_90D	USB	NC_USB_EXCARDP 9 28
	USB_90D	USB	NC_USB_EXCARDN 9 28
USB_EXTCP	USB_90D	USB	NC_USB_EXTCP 9 28
	USB_90D	USB	NC_USB_EXTCN 9 28
MCP_USB_RBIA5	MCP_USB_RBIA5		MCP_USB_RBIA5_GND 28
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK 13 21 28 29 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA 13 21 28 29 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK 21 45 68 85
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA 21 45 68 85
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK 21 55
	HDA_55S	HDA	HDA_BIT_CLK_R 21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC 21 55
	HDA_55S	HDA	HDA_SYNC_R 21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L 21
	HDA_55S	HDA	HDA_RST_R_L 21 55
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0 21 55
	HDA_55S	HDA	HDA_SDIN_CODEC 21 55
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT 21 55
	HDA_55S	HDA	HDA_SDOUT_R 21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP 21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R 21 26
	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK 26 42
SPT_CLK	SPT_55S	SPT	SPI_CLK_R 21 44
	SPT_55S	SPT	SPI_CLK 54
SPT_MOSI	SPT_55S	SPT	SPI_MOSI_R 21 44
	SPT_55S	SPT	SPI_MOSI 54
SPT_MISO	SPT_55S	SPT	SPI_MISO 21 44
	SPT_55S	SPT	SPI_MISO_R 54
SPT_CS0	SPT_55S	SPT	SPI_CS0_R_L 21 44
	SPT_55S	SPT	SPI_CS0_L

D

C

B

A

MCP Constraints 2

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

91

OF

97

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
 MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
 MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
 MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M_BUF0_R 18 34
 MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1 33 34
 ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L 18 33
 ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO 18 33
 ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC 18 33
 ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L 18 33
 ENET_CLK125M_RXCLK_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R 33
 ENET_CLK125M_RXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK 18 33
 ENET_RXD_R<3..0>	ENET_MII_55S	ENET_MII	ENET_RXD_R<3..0> 33
 ENET_RXD<0>	ENET_MII_55S	ENET_MII	ENET_RXD<0> 18 33
 ENET_RXD<3..1>	ENET_MII_55S	ENET_MII	ENET_RXD<3..1> 18 33
 ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL 18 33
 ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK 18 33
 ENET_TXD0	ENET_MII_55S	ENET_MII	ENET_TXD<0> 18 33
 ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1> 18 33
 ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL 18 33
 ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L 18 33
 ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET_MDI_P<3..0> 33 35
 ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET_MDI_N<3..0> 33 35

Ethernet Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

92

OF

97

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

SD CARD INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SD_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SD_INTERFACE	*	=3X_DIELECTRIC	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 FW_P0_TPA	FW_110D	FW_TP	NC FW0 TPAP	36 38
 FW_P0_TPA	FW_110D	FW_TP	NC FW0 TPAN	36 38
 FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPBP	36 38
 FW_P0_TPB	FW_110D	FW_TP	NC FW0 TPBN	36 38
 FW_P1_TPA	FW_110D	FW_TP	FW PORT1 TPA P	36 38
 FW_P1_TPA	FW_110D	FW_TP	FW PORT1 TPA N	36 38
 FW_P1_TPB	FW_110D	FW_TP	FW PORT1 TPB P	36 38
 FW_P1_TPB	FW_110D	FW_TP	FW PORT1 TPB N	36 38
Port 2 Not Used				

SD CARD NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<0>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<1>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<2>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<3>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<4>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<5>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<6>	7 32
 SD_DATA	SD_55S	SD_INTERFACE	SD_D<7>	7 32
 SD_CLK	SD_55S	SD_INTERFACE	SD_CLK	7 32
 SD_CMD	SD_55S	SD_INTERFACE	SD_CMD	7 32

FireWire Constraints

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
SCALE NONE	SHT 93	OF 97





GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_4BR55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_4B5E	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4X_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface D6 (D6-03328-001_v0D), Sections 2.5.3 & 2.5.4.

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>
FB_A_CLK_N	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<1>
FB_B_CLK_N	GDDR3_80D	GDDR3_CLK	FB A CLK N<1>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<12..6>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS_L
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS_L
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A WE_L
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A UCKE
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A LCKE
FB_AB_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A LCS0_L
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM_RST
FB_A_CMD	GDDR3_40SE	GDDR3_CMD	FB A LMA<5..2>
FB_B_CMD	GDDR3_40SE	GDDR3_CMD	FB A UMA<5..2>
FB_A_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<0>
FB_A_WDQS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<1>
FB_A_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<2>
FB_A_WDQS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<3>
FB_A_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<0>
FB_A_RDQS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<1>
FB_A_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<2>
FB_A_RDQS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<3>
FB_A_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<7..0>
FB_A_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DQ<15..8>
FB_A_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<23..16>
FB_A_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DQ<31..24>
FB_A_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<0>
FB_A_DQM1	GDDR3_40SE	GDDR3_DATA	FB A DQM L<1>
FB_A_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<2>
FB_A_DQM3	GDDR3_40SE	GDDR3_DATA	FB A DQM L<3>
FB_B_WDQS0	GDDR3_40SE	GDDR3_DQS	FB A WDQS<4>
FB_B_WDQS1	GDDR3_40SE	GDDR3_DQS	FB A WDQS<5>
FB_B_WDQS2	GDDR3_40SE	GDDR3_DQS	FB A WDQS<6>
FB_B_WDQS3	GDDR3_40SE	GDDR3_DQS	FB A WDQS<7>
FB_B_RDQS0	GDDR3_40SE	GDDR3_DQS	FB A RDQS<4>
FB_B_RDQS1	GDDR3_40SE	GDDR3_DQS	FB A RDQS<5>
FB_B_RDQS2	GDDR3_40SE	GDDR3_DQS	FB A RDQS<6>
FB_B_RDQS3	GDDR3_40SE	GDDR3_DQS	FB A RDQS<7>
FB_B_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB A DQ<39..32>
FB_B_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB A DQ<47..40>
FB_B_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB A DQ<55..48>
FB_B_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB A DQ<63..56>
FB_B_DQM0	GDDR3_40SE	GDDR3_DATA	FB A DQM L<4>
FB_B_DQM1	GDDR3_40SE	GDDR3_DATA	FB A DQM L<5>
FB_B_DQM2	GDDR3_40SE	GDDR3_DATA	FB A DQM L<6>
FB_B_DQM3	GDDR3_40SE	GDDR3_DATA	FB A DQM L<7>

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M
GPU_CLK27M_SS	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS
LVDS_EG_A_CLK_P	LVDS_100D	LVDS	LVDS EG A CLK P
LVDS_EG_A_CLK_N	LVDS_100D	LVDS	LVDS EG A CLK N
LVDS_EG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG A DATA P<2..0>
LVDS_EG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG A DATA N<2..0>
LVDS_EG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS EG B DATA P<2..0>
LVDS_EG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS EG B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP EG ML N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP EG AUX CH N
DP_AUX_CH_C_P	DP_100D	DISPLAYPORT	DP EG AUX CH C P
DP_AUX_CH_C_N	DP_100D	DISPLAYPORT	DP EG AUX CH C N

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>
FB_C_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>
FB_D_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<12..6>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS_L
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS_L
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE_L
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B UCKE
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B LCKE
FB_CD_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B LCS0_L
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM_RST
FB_C_CMD	GDDR3_40SE	GDDR3_CMD	FB B LMA<5..2>
FB_D_CMD	GDDR3_40SE	GDDR3_CMD	FB B UMA<5..2>
FB_C_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<0>
FB_C_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<1>
FB_C_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<2>
FB_C_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<3>
FB_C_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<0>
FB_C_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<1>
FB_C_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<2>
FB_C_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<3>
FB_C_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<7..0>
FB_C_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<15..8>
FB_C_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<23..16>
FB_C_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<31..24>
FB_C_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<0>
FB_C_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<1>
FB_C_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<2>
FB_C_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<3>
FB_D_WDQS0	GDDR3_40SE	GDDR3_DQS	FB B WDQS<4>
FB_D_WDQS1	GDDR3_40SE	GDDR3_DQS	FB B WDQS<5>
FB_D_WDQS2	GDDR3_40SE	GDDR3_DQS	FB B WDQS<6>
FB_D_WDQS3	GDDR3_40SE	GDDR3_DQS	FB B WDQS<7>
FB_D_RDQS0	GDDR3_40SE	GDDR3_DQS	FB B RDQS<4>
FB_D_RDQS1	GDDR3_40SE	GDDR3_DQS	FB B RDQS<5>
FB_D_RDQS2	GDDR3_40SE	GDDR3_DQS	FB B RDQS<6>
FB_D_RDQS3	GDDR3_40SE	GDDR3_DQS	FB B RDQS<7>
FB_D_DQ_BYTE0	GDDR3_40SE	GDDR3_DATA	FB B DQ<39..32>
FB_D_DQ_BYTE1	GDDR3_40SE	GDDR3_DATA	FB B DQ<47..40>
FB_D_DQ_BYTE2	GDDR3_40SE	GDDR3_DATA	FB B DQ<55..48>
FB_D_DQ_BYTE3	GDDR3_40SE	GDDR3_DATA	FB B DQ<63..56>
FB_D_DQM0	GDDR3_40SE	GDDR3_DATA	FB B DQM L<4>
FB_D_DQM1	GDDR3_40SE	GDDR3_DATA	FB B DQM L<5>
FB_D_DQM2	GDDR3_40SE	GDDR3_DATA	FB B DQM L<6>
FB_D_DQM3	GDDR3_40SE	GDDR3_DATA	FB B DQM L<7>

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_F_P	LVDS_100D	LVDS	LVDS CONN A CLK F P
LVDS_CONN_A_CLK_F_N	LVDS_100D	LVDS	LVDS CONN A CLK F N
LVDS_CONN_B_CLK_F_P	LVDS_100D	LVDS	LVDS CONN B CLK F P
LVDS_CONN_B_CLK_F_N	LVDS_100D	LVDS	LVDS CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	LVDS CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	LVDS CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	LVDS CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	LVDS CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS CONN B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C N

GPU (G96) CONSTRAINTS

SYNC_MASTER=MUXGFX SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	95	97



PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND	*	=STANDARD	?
PP1VB_NEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
GND_P2M	*	0.20 MM	1000
PWR_P2M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2M
MEM_CMD	GND	*	GND_P2M
MEM_CTRL	GND	*	GND_P2M
MEM_DATA	GND	*	GND_P2M
MEM_DQS	GND	*	GND_P2M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2M
PCIE	GND	*	GND_P2M
SATA	GND	*	GND_P2M
USB	GND	*	GND_P2M
CLK_PCIE	SB_POWER	*	PWR_P2M
SATA	SB_POWER	*	PWR_P2M
USB	SB_POWER	*	PWR_P2M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2M
CPU_COMP	GND	*	GND_P2M
CPU_GTLREF	GND	*	GND_P2M
CPU_VCCSENSE	GND	*	GND_P2M
FSB_D5TB	FSB_D5TB	*	GND_P2M

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MD1	GND	*	GND_P2M

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_700	BOTTOM			0.127 MM	0.35 MM		

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_1000	BGA	100_DIFF_BGA
DP_1000	BGA	100_DIFF_BGA
SATA_1000	BGA	100_DIFF_BGA

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PGA_585E	*	Y	=50_OHM_SE	0.073 MM	=50_OHM_SE	=1:1_DIFFPAIR	0.073 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_585	PGA	PGA_585E
FSB_RSTB_585	PGA	PGA_585E
CPU_585	PGA	PGA_585E

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_DATA	*	PGA	PGA_CPU
FSB_D5TB	*	PGA	PGA_CPU
FSB_ADDR	*	PGA	PGA_CPU
FSB_AD5TB	*	PGA	PGA_CPU
FSB_1X	*	PGA	PGA_CPU
CPU_A6TL	*	PGA	PGA_CPU
CPU_BML	*	PGA	PGA_CPU

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_MD1_1000	ENETCONN	ENETCONN	ENETCONN P<3..0>
ENET_MD1_1000	ENETCONN	ENETCONN	ENETCONN N<3..0>
SATA_1000	SATA	SATA	SATA ODD R2D UF P
SATA_1000	SATA	SATA	SATA ODD R2D UF N
SATA_1000	SATA	SATA	SATA ODD D2R UF P
SATA_1000	SATA	SATA	SATA ODD D2R UF N
SATA_1000	SATA	SATA	SATA HDD D2R UF P
SATA_1000	SATA	SATA	SATA HDD D2R UF N
SATA_1000	SATA	SATA	SATA HDD R2D UF P
SATA_1000	SATA	SATA	SATA HDD R2D UF N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6 VSEN P
SENSE_1T01_55S	SENSE	SENSE	GFXIMVP6 VSEN N
CPUTHMSNS_D2_DP	THERM_1T01_55S	THERM	CPUTHMSNS D2 P
CPU_THERMD_DP	THERM_1T01_55S	THERM	CPUTHMSNS D2 N
GPU_THMSNS_D_DP	THERM_1T01_55S	THERM	CPU THERMD P
GPU_THERMD_DP	THERM_1T01_55S	THERM	CPU THERMD N
MCP_THMSNS_D_DP	THERM_1T01_55S	THERM	GPUTHMSNS D P
MCP_THERMD_DP	THERM_1T01_55S	THERM	GPUTHMSNS D N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPU TDIODE P
SENSE_1T01_55S	SENSE	SENSE	GPU TDIODE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	MCPTHMSNS D P
SENSE_1T01_55S	SENSE	SENSE	MCPTHMSNS D N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	MCP_THMDIODE P
SENSE_1T01_55S	SENSE	SENSE	MCP_THMDIODE N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTTISNS R P
SENSE_1T01_55S	SENSE	SENSE	CPUVTTISNS R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GPUISNS P
SENSE_1T01_55S	SENSE	SENSE	GPUISNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVTT ISNS P
SENSE_1T01_55S	SENSE	SENSE	CPUVTT ISNS N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPU P
SENSE_1T01_55S	SENSE	SENSE	P1V8GPU N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS CPU P
SENSE_1T01_55S	SENSE	SENSE	ISNS CPU N
SB_POWER	SB_POWER	SB_POWER	PP3V3_S5
SB_POWER	SB_POWER	SB_POWER	PP3V3_S0
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPUISNS R P
SENSE_1T01_55S	SENSE	SENSE	P1V8GPUISNS R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT P
SENSE_1T01_55S	SENSE	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS AIRPORT R P
SENSE_1T01_55S	SENSE	SENSE	ISNS AIRPORT R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 R P
SENSE_1T01_55S	SENSE	SENSE	ISNS 1V5 S3 R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS 1V5 S3 P
SENSE_1T01_55S	SENSE	SENSE	ISNS 1V5 S3 N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT P
SENSE_1T01_55S	SENSE	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS LCDBKLT R P
SENSE_1T01_55S	SENSE	SENSE	ISNS LCDBKLT R N

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
(PCIE_EXCARD)	PCIE_900	PCIE	PCIE EXCARD R2D P
(PCIE_EXCARD)	PCIE_900	PCIE	PCIE EXCARD R2D N
(PCIE_MINI)	PCIE_900	PCIE	PCIE MINI R2D P
(PCIE_MINI)	PCIE_900	PCIE	PCIE MINI R2D N
CLK_PCIE_1000	CLK_PCIE	CLK_PCIE	PCIE CLK100M MINI CONN P
CLK_PCIE_1000	CLK_PCIE	CLK_PCIE	PCIE CLK100M MINI CONN N
1T01_DIFFPAIR			CHGR CSI R P
1T01_DIFFPAIR			CHGR CSI R N
1T01_DIFFPAIR			CHGR CS0 R P
1T01_DIFFPAIR			CHGR CS0 R N
USB_900	USB	USB	USB2 EXTA MUXED P
USB_900	USB	USB	USB2 EXTA MUXED N
USB_900	USB	USB	USB2 LT1 P
USB_900	USB	USB	USB2 LT1 N
USB_900	USB	USB	USB TPAD R P
USB_900	USB	USB	USB TPAD R N
USB_CAMERA	USB	USB	USB CAMERA CONN P
USB_CAMERA	USB	USB	USB CAMERA CONN N
USB_900	USB	USB	CONN USB2_BT_P
USB_900	USB	USB	CONN USB2_BT_N
USB_900	USB	USB	USB LT2 P
USB_900	USB	USB	USB LT2 N
USB_CARDREADER	USB_900	USB	USB CARDREADER P
USB_CARDREADER	USB_900	USB	USB CARDREADER N
DP_1000	DISPLAYPORT		DP IG AUX CH C P
DP_1000	DISPLAYPORT		DP IG AUX CH C N
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT P
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT N
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT P
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT N
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT P
SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT N
SPKRAMP_L_OUT_P	DIFFPAIR	AUDIO	SPKRAMP L OUT P
SPKRAMP_L_OUT_N	DIFFPAIR	AUDIO	SPKRAMP L OUT N
SPKRAMP_R_OUT_P	DIFFPAIR	AUDIO	SPKRAMP R OUT P
SPKRAMP_R_OUT_N	DIFFPAIR	AUDIO	SPKRAMP R OUT N
SPKRAMP_S_OUT_P	DIFFPAIR	AUDIO	SPKRAMP S OUT P
SPKRAMP_S_OUT_N	DIFFPAIR	AUDIO	SPKRAMP S OUT N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD P
SENSE_1T01_55S	SENSE	SENSE	ISNS ODD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS ODD R P
SENSE_1T01_55S	SENSE	SENSE	ISNS ODD R N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD P
SENSE_1T01_55S	SENSE	SENSE	ISNS HDD N
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS HDD R P
SENSE_1T01_55S	SENSE	SENSE	ISNS HDD R N
		GND	GND

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S_OVERRIDE	ISL4, ISL9_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10_OVERRIDE	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_700_OVERRIDE	ISL4, ISL9_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_700_VDD_OVERRIDE	ISL3, ISL10_OVERRIDE	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.
Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Project Specific Constraints		
SYNC_MASTER=MUXGFX		
SYNC_DATE=02/21/2008		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		96	97

K19 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (ALL OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, PGA			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	33.6 MM	8 MM	8 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.080 MM	0.080 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_F3MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?
PGA_CPU	*	0.073 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P3MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NOTE:From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.0:1_SPACING	*	0.10 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLB SYNC_DATE=01/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE
NONE

SHT
97

OF
97